Nowadays, low power technologies allow to improve the integration, radiometric performances and power budget optimisation of video units and to standardize video units design and development.
To this end, ESA has initiated a development activity through a competitive process requesting the expertise of experienced actors in the field of high resolution electronics for earth observation and Scientific missions. THALES ALENIA SPACE has been granted this activity as a prime contractor through ESA contract called HIVAC that holds for Highly Integrated Video Acquisition Chain. This Paper presents main objectives of the on going HIVAC project and focuses on the functionalities and performances offered by the usage of the under development HIVAC board for future optical instruments.
INTRODUCTION

ESA objectives
Compilation of optical instruments inputs from a large range of ESA missions for science & earth observation program results in ESA objective to develop on the same die and based on a commercial technology (hardened by design) : § Front-end functions to accommodate CCD and APS detectors § Analog-to-Digital Conversion function § Digital Interfaces to a SpaceWire network In order to integrate in Space Market, an European IP Design House Leader, MIPS/CHIPIDEA(Portugal) has been selected by ESA for the VASP (Video Acquisition Signal Processor) ASIC development, in the frame of the HIVAC project.
HIVAC project organisation and objectives
HIVAC project organisation is presented hereafter :
Prime : THALES ALENIA SPACE for AIV and System Test
Sub-contractors :
MIPS/CHIPIDEA for VASP development THALES ALENIA SPACE for HIVAC Breadboard development
Main Technical objectives of HIVAC project are: § Develop multi video acquisition board with radiometric performances able to cope with most of ESA missions § Develop high accuracy / medium speed Video Acquisition Signal Processing ASIC (VASP)
In order to improve integration and miniaturisation of video units and to design functional bricks allowing smart flight unit development for future missions. Four analog telemetries are converted from analog to digital by VASP for housekeeping control.
An optional pre-amplification / DC correction stage is available on video inputs. This stage performs DC correction (sequenced pre-clamp for CCD detector output and DC subtraction for APS/CMOS detector output), common mode noise rejection, preamplification (up to x16) and pseudo-differential to differential conversion to optimize SNR (Signal to Noise Ratio) and align video signal range to the VASP input range.
This pre-amplification / DC correction stage is optional, since VASP is also compatible of pseudodifferential signal allowing simple connection between focal plan assembly and VASP (only capacitors are required in case of CCD to suppress the high DC voltage at CCD output).
HIVAC is able to drive CCD detectors (clocking and biasing) or APS/CMOS detectors (clocking, biasing and serial link programming).
In the frame of the HIVAC project, two kinds of detector (CCD and CMOS) have been selected in order to characterize HIVAC in representative conditions with real detectors : § E2V CCD55-20 selected for Sentinel 3 § ULIS 640x480 µbolometer candidate for infrared uncooled cameras Consequently, HIVAC breadboard has been designed to interface with these two detectors and manage their sequencing modes and programmability accordingly .
VASP PRESENTATION
3.1 VASP architecture VASP design is based on high performance analog block functions for signal conditioning and digital block functions for SpaceWire RMAP signal interfacing. ADC have been designed to have optimal performances at 3MSps. Moreover, for applications having Pixel frequency lower than 1MHz, multisampling per pixel sequencing is possible to optimize SNR by averaging. VASP includes a Phase Locked Loop (PLL) to generate SpaceWire high frequency clock, from an external low frequency clock.
From the SpaceWire high frequency clock, it is possible to generate inside VASP two clocks for operating HIVAC core sequencer : A high frequency master clock (HIVAC system clock) and a pixel frequency. Clock characteristics are fully user programmable through SpaceWire.
VASP has four slow chain inputs for telemetries coming from HIVAC module and/or focal plan (bias voltages, current, temperature, etc).
SpaceWire RMAP (Random Memory Access Protocol) block allows video and auxiliary data packets transmission to user and allows VASP configuration. Moreover, it is possible to transmit to HIVAC core sequencer two kinds of messages directly from SpaceWire interface for HIVAC configuration through a specific 8bits parallel bus managed by VASP.
A local on board time block enables to date all events inside VASP in particular video data packets, errors, SpaceWire tick reception for user and VASP date synchronisation. It allows also to trigger configuration parameters loaded through SpaceWire accordingly to a loaded trigger date.
SpaceWire interface management inside VASP is requiring a wide part of the total power consumption (50% for digital and 50% for analog). Since applications would require stringent power dissipation specification (in particular scientific applications with very low pixel frequency), it is possible to adjust SpaceWire speeds during packet transmission and out of packet transmissions . Both speeds are adjustable independently between Fmax (100Mbps), Fmax/2, Fmax/4 and Fmin (10Mbps).
VASP integrates an I 2 C interface link in a fully read/write access to VASP internal registers. This interface allows in particular to control fast VASP configuration changes (gain change at line rate, complex offset regulation loop at line rate for spectrometer application, etc).
Since digitised video flux (ADC outputs) is accessible through dedicated pins, it is possible to manage completely the VASP from the I 2 C interface without using SpaceWire. -The Clock generator generates from 2 external clocks provided by VASP, all the internal system clocks and Pixel period.
HIVAC CORE SEQUENCER
Functional description
-The VASP parallel interface manage the reception of messages coming from VASP SpaceWire and transmitted through the dedicated 8bits bus. Two kind of messages are used for HIVAC core sequencer configurations and to update some operational parameters during HIVAC operational mode. The message contents are distributed to each other blocks for their own configurations. VASP parallel interface is able to identify packet transmission error (use of Checksum embedded inside message) and to inform VASP of the proper reception and validation of loaded message. Fig. 3 : Core sequencer functional diagram -CCD sequencer block generates CCD sequencing, accordingly to the programmed line and pixel periods and other required sequencing parameters. In particular, in the frame of the HIVAC project, CCD sequencer block has been designed to be able to manage CCD55-20 operating modes : § Full frame mode : In this case, the image area of CCD is transferred into CCD store area and then all lines are moved and read in the CCD output register line. § µband mode: In this case, the CCD image area is transferred into CCD store area and then detector lines are moved and dumped or read, taking into account the µband readout configuration programmed by user through VASP SpaceWire interface.
For CCD 55-20 sequencing, CCD sequencer block generates 6 image clocks, 4 register clocks and 1 slow clock (Dump Gate).
-APS/CMOS sequencer block and configuration block generate CMOS detector sequencing, accordingly to the programmed pixel period, integration time and other required sequencing or windowing parameters.
In particular, in the frame of the HIVAC project, APS/CMOS sequencer block and configuration block have been designed to be able to manage 640x480 ULIS µbolometer sequencing and programming through detector serial link. All parameters loaded on Detector serial link are programmable by user through VASP SpaceWire Interface.
-Video Chain sequencer block generates all clocks required for VASP acquisition sequencing and preclamp sequencing (for CCD applications). In particular this block generates line synchronisation for Video data packet dating, CDS sampling times, ADC clock, optical black regulation clocks, slow chain clocks (for housekeeping), video input multiplexer clocks (in case of multi-video channels management). All generated clocks are adjustable through SpaceWire interface. For slow clocks (line rate) the adjustability step is the programmed pixel period and for fast clocks (pixel rate) the adjustability step is the internal high frequency clock generated by the clock generator (with a ratio between pixel period and high frequency clock period programmable through SpaceWire from 16 to 256).
-VASP I 2 C interface manages the VASP configuration through I 2 C bus. In the Frame of the HIVAC project this block has been designed to demonstrate the capability to control the VASP optical black correction registers at line rate without using the regulation loop embedded inside VASP. This functionality is essential for spectrometer applications as Sentinel 3 requiring a video offset regulation for each readout µband.
-DACs I 2 C interface manages an I 2 C bus allowing to program two octal DACs on HIVAC board. These DACs are used for CCD clock levels, CCD bias and µbolometer bias adjustment. DAC programming is performed using parameters loaded through SpaceWire interface.
4.2
Core sequencer selection HIVAC core sequencer is implemented inside a FPGA. In the frame of the breadboard development Actel ProASIC PA3P1000 has been selected mainly for its on board programmability.
For Future FM units several candidate have been identified. The best candidate is the UT6325 from Aeroflex including RAM on Chip and compatible with a wide range of applications.
For applications requiring not so much programmability of detector sequencer blocks and no VASP I 2 C interface block, FPGA as Actel RT54SX32/72 can be used.
5
OTHER HIVAC FUNCTIONS 5.1 Time base selection HIVAC breadboard embeds a 9MHz local oscillator. The HIVAC sequencing can be performed using this local oscillator or using an external master clock through a SMA connector.
5.2
Power distribution All secondary supplies are post-regulated upstream HIVAC. Only regulators and op-amp for CCD and µbolometer interfaces are embedded on HIVAC breadboard. All secondary supplies are filtered (Π filters) on HIVAC before being distributed to the HIVAC functions.
5.3
CCD and µbolometer Bias and clock levels setting Adjustable regulators and/or op-amp + Ballast are used to supply CCD bias, µbolometer bias and clock drivers requiring current capability. The adjustment is performed using DACs programmed through the I 2 C link managed by HIVAC core sequencer.
The Architecture of CCD and µbolometer Bias and clock level setting blocks and associated devices have been selected to reach stringent low noise specifications required by most detectors. Moreover specific filtering have been implemented to reduce noise at high frequencies.
Detector clock driving
Dedicated monolithic phase drivers are used for CCD interface. For APS/CMOS clock driving, standard CMOS logic buffer are used.
HIVAC OPERATING
HIVAC operating modes
The HIVAC module is able to operate in following working modes. § OFF: HIVAC module is not supplied. This mode is obtained when all HIVAC input power supplies are OFF. § ON: HIVAC module is supplied. This mode is obtained when HIVAC power supplies are ON. The biases at detector interface are fully operational and the detector is not sequenced. The HIVAC-VASP interface is fully operational. The HIVAC module is able to communicate with the VASP ASIC. The core sequencer is able to receive all the commands coming from the VASP. The VASP is able to be configured using SpaceWire interface. From this ON HIVAC mode, VASP will be in NO VIDEO DATA mode for which VASP is able to be programmed through the SpaceWire interface , to communicate with the core sequencer for its configuration. In this case, VASP is able to switch to RAMP mode and VASP CALIBRATION mode. VASP is not able to access to the OPERATIONAL mode because detector and video chain are not sequenced by HIVAC sequencer. interface is integrated inside VASP, message definition are frozen except for SEQ_PARAM and SEQ_IMG messages whose final user is HIVAC core sequencer. For both messages , the content is application dependant and can be defined for future units during HIVAC core sequencer development (VASP has been defined to be independent and transparent regarding the content and the length of SEQ_PARAM and SEQ_IMG messages) . SpaceWire from 1 to 8 (3bits) . HIVAC core sequencer can also select video chain gain at line rate through VASP I 2 C interface.
7.4
Optical black correction § 3 modes are selectable for optical black correction : convergence mode to reach quickly the selected video offset (black level at ADC output), the regulating mode to maintain the video offset to the offset selected level and the constant mode freezing the applied correction value independently of the selected offset level. § Two regulating loop are available in parallel inside VASP (one for each channel) § Programmable parameter for the regulation loop are : Selected offset level, coarse offset corrections and integrator length of regulation algorithm § VASP optical black correction can be managed externally through VASP I 2 C interface
Specificity of HIVAC breadboard
Of course, HIVAC breadboard integrates specific programmability associated to the management of the selected detectors, in particular : Fig. 5 gives an HIVAC breadboard illustration. Table 4 shows HIVAC breadboard connector list. Table 5 shows HIVAC breadboard power supply list Future flight models based on HIVAC design and driving only one detector should need less than 7 secondary supplies. Table 6 shows typical HIVAC breadboard Power budget. Table 6 gives an extraction of main HIVAC performances with typical power supplies and a 3MSps conversion rate. Typical values are given at 25°C. 
Connectors
Power supplies
Power consumption
CONCLUSION
HIVAC and VASP architecture are issued from a detailed analysis performed in parallel on : § the state-of-the-art of monolithic CCD processor § The specifications of future observation missions § The characteristics of a wide range of detectors
The HIVAC project organization merging experience of MIPS/CHIPIDEA (analog and mixed IP provider) and THALES ALENIA SPACE (European leader on high resolution instruments for space) allowed to converge during phase 1 of the HIVAC project on an optimized definition and specification covering a wide range of applications in terms of functionalities and performances.
The actual detailed design of VASP and HIVAC is on going and critical design reviews are expected for both before the end of 2008. A full characterisation of VASP and HIVAC is foreseen over 2009.
The large programmability/flexibility of the HIVAC and the design of functional bricks constituting HIVAC breadboard will make easy the development of future flight units based on HIVAC/VASP design.
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